A VLSI Design approach for RISC based MIPS architecture
نویسندگان
چکیده
This paper describes the design and analysis of the functional units of RISC based MIPS architecture. The functional units includes the Instruction fetch unit, instruction decode unit, execution unit, data memory and control unit. The functions of these modules are implemented by pipeline without any interlocks and are simulated successfully on Modelsim 6.3f and Xilinx 9.2i. It also attempts to achieve high performance with the use of a simplified instruction set. KeywordsMIPS, RISC, Pipelining, Memory.
منابع مشابه
Expression-tree-based algorithms for code compression on embedded RISC architectures
Reducing program size has become an important goal in the design of modern embedded systems targeted to mass production. This problem has driven efforts aimed at designing processors with shorter instruction formats (e.g., ARM Thumb and MIPS16) or able to execute compressed code (e.g., IBM PowerPC 405). This paper proposes three code compression algorithms for embedded RISC architectures. In al...
متن کاملHew .ett-packard Hew -ett-packard Articles 4 a Vlsi Darrell for Hp Precision Architecture, 10 Pin-grid Array Vlsi Packaging 13 Execution Unit 17 a Precision Clocking System
The processor uses a set of ten custom VLSI chips fabricated in HP's high-performance NMOS-III technology. The chip implements all 140 of containing architecture's instructions on an 8.4-mm-square die containing 115,000 transistors. ing ten complex chips concurrently takes more than a casual approach to organization and planning. It's capable of supporting multiple users CAD technical HP-UX app...
متن کاملModular approach for an ASIC integration of electrical drive controls
VLSI circuits design allows today to consider new modes of implementation for electrical controls. However, design techniques require an adaptation effort that few designers, too accustomed to the software approach, provide. The authors of this article propose to develop a methodology to guide the electrical designers towards optimal performances of control algorithms implementation. Thus, they...
متن کاملVLSI Design and Optimized Implementation of a MIPS RISC Processor using XILINX Tool
In this paper I have described the design of a 16-bit Optimized MIPS RISC processor for applications in real-time embedded systems and also I tried to compare that with the RISC processor having an ease of pipelining. RISC is a design philosophy that has become a mainstream in scientific and engineering applications [7] . The processor executes most of the instructions in single machine cycle m...
متن کاملAn Overview of the MIPS-X-MP Project
MIPS-X-MP is a research project whose end goal is to build a sma.lI (workstation-sized) multiprocessor with a total throughput of 100-200 mips. The architectural approach uses a small number (tens) of high performance RISCbased microprocessors (lo-20 mips each). The multipmsor architecture uses software-controlled cache coherency to a.Ilow cooperation among processors without sacrificing perfor...
متن کامل